



Elle Edit View Tools Window Help

the logic circuit 156 shown in FIG. 1. The output signal of the buffer 231 is applied to a run-length decoder 232 which decodes the position of the polarity changes, disables AND gate 217, and enables AND gate 234. In accordance with the manner in which the polarity information is coded, either one of these two AND gates, 217 and 234, supplies signals to OR gate 223. A polarity detector 224 connected to the output of OR gate 223 decodes the two polarity code words and correspondingly either sets or resets the polarity memory 226 which controls the polarity switch 221. The polarity detector 224 supplies an output signal which informs the run-length decoder 232 of changes in polarity. When the absolute magnitude code words emerge from the delay 216, they are applied to the converter 218 which produces the analog equivalents of the coded quantized signal. For the run-length coded sign changes, the polarity memory 226 is controlled by a polarity code word that corresponds to the run-length code word location of the buffer 231 made available to the polarity memory 226 by enabling AND gate 234. The result is that switch 121, controlled by the polarity memory 226, provides the polarity change between the two successive absolute magnitude code words which had exceeded the predetermined level in the transmitter 111 of FIG. 1. From the output of switch 221, the run-length coded sign changes are accumulated in accumulator 222 in the same manner as any other received information. The output of accumulator 222 is a reconstructed replica of the input analog signal to the transmitter 111 of FIG. 1 obtained from the video input source 112.

O Details Text Mirriage MI HTML KMC	9		
U 1 Document ID	Issue Date	S = 1	
1 US 4028535 A	19770607	Apparatu:	

	U	1	Document ID	lssue Date	-
1	G	P.	US 4028535 A	19770607	Apparatu:
2	G		US 3689840 A	19720905	CODING
3			DE 2514529 A	19761021	Digital ph spacing b

3.689.840

N OF THE DRAWINGS

pm; and im of a receiver for decoding itted from the transmitter of

DESCRIPTION .

DESCRIPTION

am of a transmitter II1 emfre present invention. An
for example, a video input
low pass filter II3 and samlithough the input signal is a
understood that the upplicaor extricted to video signals
may be transmitted by the ioof the sampler I14 is applied
a subtracts the output signal of
ferred to as the prediction
to obtain a differential signal,
main of the subtractor I16 is
of an analog-to-digital conon, converter 121, quantizes
magnitude of the differential
on, converter 121, codes the
mpis.

133. The amplifier 134 has a positive and a negative output signal both of which are applied to a switch 136. The converse 121 control the position of the switch 136 touch that the polarity of the output signal from the samplier 134 applied to the occumulator 117 is the same as the polarity of such differential sample applied to the converter 121. The accumulator 117 is the same as the polarity of each differential sample applied to the converter 131. The accumulator 117 provides the prediction signal which was previously mentioned in connection with the operation of the substractor 136.

The output signal of the polarity charge detector 137 yoos to a high level which can anable AND gate 138, 139 and 141 upon the occurrence of a change from one polarity word to the other positivy word, incleasing a sign change between two successive differential samples spiled to the converter 121, in the output signal of the converter 121. AND gates 138, 139, 141 and 147 provide cuppt signals are going to be transmitted and how the polarity word output from the converter 121 is going to be substituted into the shockute of the same signal than the converter 121 in the output signal of the converter 121 in the output signal of the converter 121 in the output signal of the desity 42 by comparison the converter 122. If the output signal is disting 42 by comparison the converter 122. If the output signal is differential sample and output signals of the delay 142 which provides a delay equal to one sampling interval. Thus, the input and output signals of the delay 142 which provides a delay equal to one sampling interval. Thus, the input and output signals of the delay 142 which applies to the converter 122. If the output signal is of comparator 143 and 145 and 145

magnitude of the differential supple has the same sign as the place has the same sign as the

gates may be immulted by the operation of the poranty change detector on the smaller of the two successive differential samples between which the change in sign occurs. The output of the first converter will not be inhibited unless both successive samples exceed the predetermined level. If the output signal from the first converter is inhibited, a polarity word indicating the new polarity from the output of the second converter is substituted for the smaller of the two successive absolute magnitude code words. If, however, both successive samples have a larger magnitude than the predetermined level, one of two polarity words followed by a run-length code word indicative of the location of the change in sign will be transmitted during the horizontal retrace interval. When the run-length code word is used, the absolute magnitude of both of the two successive code words is transmitted. The run-length coding and interrupting of the transmission of the first converter are controlled by a gating network to which is applied the output signals of the first, second and third comparator circuits and the polarity change detector.

#EAST Browser - 1.32; (20) word near2 1... | US 3689848 A | Tag: S | Doc: 2/28 (SORTED) | Format: KWIC

Detailed Description Text - DETX (9):

If the two successive samples each exceed the respective predetermined levels of comparators 144 and 146, when a change in sign is detected by polarity change detector 137 and AND gate 138 is enabled, the output level of AND gate 147 changes state thereby directly enabling AND gate 138 and disabling

74.44	U	1 Document ID	Issue Date	2 (S.) (A
1	Г.	US 4028535 A	19770607	Apparatu: null
2	G	US 3689840 A	19720905	CODING
3		DE 2514529 A	19761021	Digital ph spacing b

3,689,840

N OF THE DRAWINGS

on; and im of a receiver for decoding thed from the transmitter of

DESCRIPTION .

133. The amplifier 134 has a positive and a negative output signal both of which are applied to a switch 134. The converter 121 control the position of the switch 134 in the that the polarity of the output signal from the amplifier 134 applied to the occurrence 117 provides to the converter 121. The accumulator 117 is the prediction signal which was previously mentioned to the converter 121. The accumulator 117 provides to the occurrence of a change from one polarity word to the other polarity word, indicating a 13 gain change between two moceanive differential samples applied to the converter 121. AND gates 138, 139, 141 and 147 provide output signals which determine whether the sheolute magnitude signals are going to be transmitted and how the polarity word output of the converter 121. AND gates 138, 139, 141 and 147 provide output signals which determine whether the sheolute magnitude signals are going to be transmitted and how the polarity word output for the converter 121 is going to be substituted into the sheolute magnitude signals. The output signal of the converter 131 is going to be substituted in the sheolute magnitude signals are going to be transmitted and how the polarity word output signals with the output signals and the delay 144 which provides a signal strange of the converter 131. If the output signals is differential sample \$\frac{1}{2}\$, then the input signal will be differential sample \$\frac{1}{2}\$, then the input signal will be differential sample \$\frac{1}{2}\$. The output signals is of the word of the converter 131 in the output signals of the word of the converter 131 in the output signals and 147 more than 141 in applied to AND gates 138, 139 and 141. The output signal to AND gates 139 also of the she opplied the output signal of AND gate 148 to which it is she opplied the output signal of AND gate 148 to which it is she opplied the output signal of AND gate 148 to she opplied the output signal of AND gate 148 to she opplied the output signal of AND gate 148 to which it is she opplied

DESCRIPTION

In of a bransmitter II I en
f the present invention. An

for example, a video input
loop pass filter II 3 and stanlimburgh the input signal at

a manufactored that the applicaconverted that the application of the incompanies of the substitute and now the polarity word output from the con
verter II is going to be substituted into the substitute

and of the sumpler II is a spoiled

of the sumpler II is a spoile of the side of the sum of

4,028,

Brief Summary Text - BSTX (17):

KWIC-

In the above-mentioned Franaszek patent, a method is disclosed for for binary waveform to have zero DC component by keeping the running sum contributions of each clock cycle and then choosing the next data word fro list, any member of which will cause the sum not to grow larger in the sam polarity. The methods employed here are based on the bounding of the r sums of the Fourier components at the frequency to be suppressed. For there is a code of word length N= 10 and run length 6 such that 256 choic bits) exist for any polarities of s.sub.2 and c.sub.2 which are desired. Thu this code has an efficiency of 80%.

O Details 197 Text 23 Image 23 HTML Document ID Issue Date Apparatu null US 4028535 A 19770607 П CODING US 3689840 A 19720905 DE 2514529 A 19761021 Digital ph spacing b

The method employed in preparing a lookup table in accordance with this invention is as follows: A list of all possible words of length N which meet the primary criteria (such as run length) is drawn up. Each word is examined, and a triple (s_r, c_r, p) is computed, as defined above. Then the list is divided into four sublists labelled ++; +-; -+; and --. A word is placed in the ++ sublist, for example, if it has a non-negative value of s_r and of c_r . Words having zero value for s_r or c_r appear in several sublists. The shortest sublist determines the 10 maximum number of data words which may be encoded without ambiguity such that the sums s, and c, remain bounded. When a word is to be encoded, the current waveform polarity (which is the same as the running sum of p modulo 2) and the running sums s, 15 and c_r are examined. When the polarity is positive, the sublist corresponding to the (sign of s_r), (sign of c_r) is used for encoding, if negative the sublist with both signs negated is used. If the code word is the number M, the Mth entry is used. This is a read-only-store (ROS) with 20 a lookup table-type of encoding. A similar table is used for decoding. In general, the number M will require less than N bits for binary representation, so the efficiency of this encoding is less than one. However, the energy in the waveform at frequency f_r is zero, and the energy 25indicated by a detector of finite bandwidth and sampling time is also bounded.

In addition to this general case, there are several special cases of interest: a) Only codde words with $s_r =$ $0, c_r = 0$ are used. Then no running sums need be kept.

DE 2514529 A

19761021

Digital ph

spacing b

 $0, c_r = 0$ are used. Then no running sums need be kept.

However, the efficiency is lower, usually about 50%. b)

An external clock is available to control a synchronous

profession. That arison of the Fourier of

each we

and co

nulled















